JPH0142511B2 - - Google Patents
Info
- Publication number
- JPH0142511B2 JPH0142511B2 JP56166754A JP16675481A JPH0142511B2 JP H0142511 B2 JPH0142511 B2 JP H0142511B2 JP 56166754 A JP56166754 A JP 56166754A JP 16675481 A JP16675481 A JP 16675481A JP H0142511 B2 JPH0142511 B2 JP H0142511B2
- Authority
- JP
- Japan
- Prior art keywords
- lead
- resin
- strips
- pair
- lead wires
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
- H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
- H10H20/80—Constructional details
- H10H20/85—Packages
- H10H20/8506—Containers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12041—LED
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Led Device Packages (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56166754A JPS5867077A (ja) | 1981-10-19 | 1981-10-19 | 半導体装置用リ−ドフレ−ムの製造方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56166754A JPS5867077A (ja) | 1981-10-19 | 1981-10-19 | 半導体装置用リ−ドフレ−ムの製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5867077A JPS5867077A (ja) | 1983-04-21 |
JPH0142511B2 true JPH0142511B2 (en]) | 1989-09-13 |
Family
ID=15837110
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56166754A Granted JPS5867077A (ja) | 1981-10-19 | 1981-10-19 | 半導体装置用リ−ドフレ−ムの製造方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5867077A (en]) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0744283B2 (ja) * | 1988-03-23 | 1995-05-15 | 株式会社精工舎 | 受光装置の製造方法 |
US10008637B2 (en) | 2011-12-06 | 2018-06-26 | Cree, Inc. | Light emitter devices and methods with reduced dimensions and improved light output |
US10686107B2 (en) | 2011-07-21 | 2020-06-16 | Cree, Inc. | Light emitter devices and components with improved chemical resistance and related methods |
KR20140038553A (ko) | 2011-07-21 | 2014-03-28 | 크리,인코포레이티드 | 향상된 화학적 내성을 위한 발광 장치 패키지들, 부품들 및 방법들 그리고 관련된 방법들 |
US10211380B2 (en) | 2011-07-21 | 2019-02-19 | Cree, Inc. | Light emitting devices and components having improved chemical resistance and related methods |
US9496466B2 (en) | 2011-12-06 | 2016-11-15 | Cree, Inc. | Light emitter devices and methods, utilizing light emitting diodes (LEDs), for improved light extraction |
US9240530B2 (en) | 2012-02-13 | 2016-01-19 | Cree, Inc. | Light emitter devices having improved chemical and physical resistance and related methods |
US9343441B2 (en) | 2012-02-13 | 2016-05-17 | Cree, Inc. | Light emitter devices having improved light output and related methods |
-
1981
- 1981-10-19 JP JP56166754A patent/JPS5867077A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5867077A (ja) | 1983-04-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0911886B1 (de) | Verfahren zur Herstellung eines optoelektronischen Bauelements | |
US5731231A (en) | Semiconductor apparatus, fabrication method therefor and board frame | |
US5019746A (en) | Prefabricated wire leadframe for optoelectronic devices | |
US6291262B1 (en) | Surface mount TO-220 package and process for the manufacture thereof | |
US4949455A (en) | I/O pin and method for making same | |
JPH0142511B2 (en]) | ||
JP3967314B2 (ja) | 発光素子 | |
JP3449538B2 (ja) | 光電変換素子およびその製造方法 | |
JP2521021Y2 (ja) | モジユールタイプledのモールド構造 | |
JP3571450B2 (ja) | リードフレームの製法および発光素子の製法 | |
US20040065953A1 (en) | Semiconductor device and process of manufacture | |
JPH05136463A (ja) | Led用リードフレーム | |
JPH0621271U (ja) | 金属芯配線基板 | |
JPH0410699Y2 (en]) | ||
EP0077276A2 (en) | Method for fabricating a hybrid circuit module | |
JPS60136248A (ja) | リ−ドフレ−ムの製造方法 | |
JPH0690028A (ja) | 表面実装型ledの製造方法 | |
JPH05152612A (ja) | 半導体装置用リードフレームの製造方法 | |
JPH02268471A (ja) | 光送受信モジュール用リードフレーム | |
JP2684247B2 (ja) | リードフレームの製造方法 | |
JP2880029B2 (ja) | 半導体ステムの製造方法 | |
JP2521493Y2 (ja) | 表面実装型led | |
JPS59767Y2 (ja) | 発光素子のリ−ドフレ−ム | |
JPH0414944Y2 (en]) | ||
KR970007072Y1 (ko) | 폴이 형성된 테이프를 이용한 반도체 장치 |